A C T T A R A A A A A A A A A A A A A A A A
SHITUTE OF TECHNOLOGY

## National Institute of Technology Meghalaya

An Institute of National Importance

CURRICULUM

	OF TECHNO																			
Programme			Bachelor of Technology in Computer Science Engineering										Year of Regulation				2019-2020			
D	epartm	ent	Computer Science Engineering										Semester				IV			
Co	urse	Course Name Credit Structure Mark															ิวท			
CS 252		Computer Organization Lab									LT		P C		ous tion	Quiz/Viva		Total		
											0	2	1	70		30		100		
		Connec	ct the	theory o	of compute	er organiza	ation with	hardware			CO1	Able to understand different operations on n						number systems		
Course Objectives		To dev	elop	knowled	ge about /	ALU opera	ations			CO2	Able to acquire knowledge about assembly language code									
		Apply fundamentals of digital design and extend the learning to Outcomes Course Outcomes											Understanding of addition and subtraction, Multiplication Booth's, Array							
		To app mappir	ly the	e concept chniques	t of memor and virtua	ry design, I memory	cache me	mory and	its		CO4	Introduce basics Division- Restoring and non-restoring; Floating point arithmetic								
											CO5	Able to Designing Adder, Multiplier, ALU on a simulator.								
		CO6 Exhibit the design of Reg simulator.												of Registe	Registers and Counters on a					
No	$CO_{2}$						Mapping v				N	lapping wi	pping with PSOs							
110.	003	PO	)1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSC	)1 PSO	2	PSO3		
1	CO1	3		3	0	1	0	0	0	0	2	0	0	0	3	0		3		
2	CO2	3		3	0	1	0	0	0	0	2	0	0	0	2	0		2		
3	CO3	2		3	3	1	2	0	0	0	0	0	0	0	2	3		2		
4	CO4	2		2	3	0	2	2	3	0	2	0	0	1	2	3		2		
5	CO5	2		2	3	0	2	2	3	0	2	0	0	1	3	3		3		
6	CO6	2		3	2	1	2	2	2	0	2	0	0	1	2	3		3		
Nia		SYLLABUS																		
1NO.	Compu	Content Hours COs												Us						
2				·	1 1										02					
2	Additic Booth's	Arrav	iotrac	stion, Mu	inipiicatio	<u>n</u>									02		CO1			
5	Dooting	, / (i'dy													02		CO2	2		
4	Divisio	n- Resto	oring												02					
5	Non-re	storing													02	CO3				
6	5 Floating point arithmetic.														02			CO4		
7	7 Designing Adder, Multiplier														02		CO5			
8	Design of Registers and Counters														02		CO6			
9	Designing memory unit on a simulator.														02					
10	Designing CPU on a simulator.														02					
	Total Hours														20					
Esse	ential R	eadings	8																	
1	. Hama	acher, Ca	arl, Zv	/onko Vrai	nesic, and	Safwat Zał	ky. Compu	ter organiza	ation. Mc	Graw-Hill, 20	02.									
2	. Mano	o, M. Mor	ris. C	omputer s	system arcl	<i>hitecture</i> . P	rentice-Ha	II of India, 2	2003.											
3	. Stalli	ngs, Willi	am. C	Computer	organizatic	on and arch	nitecture: de	esigning fo	r perform	nance. Pearso	on Educati	ion India, 20	003.							
Supp	olemen	tary Rea	ading	gs																
1	. Henn	iessy, Jol	hn L.,	, and Davi	d A. Patter	son. Comr	outer archit	ecture: a qi	uantitativ	e approach. I	Elsevier, 2	2011.								

2. Bryant, Randal E., O'Hallaron David Richard, and O'Hallaron David Richard. Computer systems: a programmer's perspective. Vol. 2. Upper Saddle River: Prentice Hall, 2003.

3. Ramachandran, Umakishore. Computer systems: An integrated approach to architecture and operating systems. Pearson Education India, 2011.