A THE OF TECHNOLOGY WAR		National Institute of Technology Meghalaya An Institute of National Importance												CURRICULUM		
Programme Department			Master of Technology in VLSI and Embedded Systems								Year of Regulation				2018-19	
			Electronics and Communication Engineering									Semester			П	
Course Code			Course Name							Credit	Structure				arks Distribution	
									L	Т	Р	С	INT	MID	END	Tota
EC 518 Course Objectives		LOW POWER VLSI DESIGN							3	0	0	3	50	50	100	200
		Preliminaries on Power dissipationCO1Able to understand basicsFundamentals of low power circuits.CourseCO2Able to learn low power circuits.														
		Basic synthesis for low power circuits Outcomes CO3 Able to do circuit level or											•			
		Basic synthesis for low power circuits. Outcomes CO3 Able to do circuit level of   Basics of SRAM memory CO4 Able to acquire knowledge										•				
		Basics of design and test of low voltage circuits CO5 Able to design low power of the second se											micron leve	1.		
			0		8		with Prog	gram Out	tcomes (POs)			0	1		/apping with	
0.	COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSC
l	CO1	3	3	0	1	0	0	0	0	2	0	0	0	3	0	0
2	CO2	3	3	3	1	0	0	0	0	2	0	0	0	2	0	0
}	CO3	2	3	3	1	2	0	0	0	0	0	0	0	2	3	3
1 5	CO4	2	2	3	0	2	2	3	0	2	0	0	1	2	3	2
	CO5	2	2	0	0	2	2	3	0 VLLABUS	2	0	0	1	3	3	0
).							Content	51	LLADUS					Hours	3	COs
													-	CO1		
	Physics of Power Dissipation in CMOS FET Devices													~		CO1
1	Physics of power dissipation in MOSFET devices, power dissipation in cmos, low power vlsi design: Limits												5		CO1	
														CO1		
		Estimatio		1 D. 1.1	·1·	-1. C. D	1 1 11 4	<b>T</b> 1			· · · · · · · · · · · · · · · · · · ·		·			CO2
Π	Modeling in signals, Signal Probability calculation, Probabilistic Techniques for signal activity estimation, Statistical Techniques, Estimation of Glitching power, Sensitivity Analysis. Power estimation using the input vector compaction, power dissipation in domino cmos, high level power estimation, Information theory based approaches, Estimation of maximum											7		CO2		
											kimum			CO2		
	power.														CO2 CO2	
	Synthesis for Low Power Behavioral Level Transforms, Logic Level Optimization for Low power, Circuit Level Optimization.														CO2	
Ι													6		CO3	
													CO3			
	Design	and Test	of Low Vol	taga CMC	S Circuita											CO3
7							neter trans	istors, D	Deep submicr	ometer d	evice desig	n issues, F	Key to	7		CO3
		izing SCI le supply		ige circuit	design te	chniques,	Designing	g deep si	ubmicromete	r ics with	n elevated i	ntrinsic le	akage,	/		CO3
	munip	ie suppry	vonages.													CO3
			ic RAM Arc													CO4
r									nization of SR mplifier circu					6		CO4
		,	single supply		er en cults	, reducing	s power in	sense al	nphiler circu	no, meth	sa ioi acilie	ving low c	016			CO4 CO4
																CO4 CO2
-			nputing usir													CO2
Ι	Energy dissipation in transistor channel using an RC model, Energy recovery circuit design, Designs with partially reversible logic, Supply clock generation.											sıble	5		CO2	
															CO2	
						Tota	l Hours							36		
sei	ntial Re	0														
	5		,				U /		y and Sons, 3	rd Editio	n, 2009.					
1.	Jan Ral	•	Power Desi	-		-										
1. 2.	<u> </u>		A K Broder			UN Desto	п тееер	ress lst	Edition 1994							
1. 2. 3.	Chandr	akasan ar ary Read		sen, Low-I	Power CM	lob Desig		055, 150	Lattion, 1992	).						