

National Institute of Technology Meghalaya

An Institute of National Importance

CURRICULUM

" OF TECHN																		
Programme		mme	M.Tech/Ph.D									Year of Regulation				2021-22		
	Departi	ment	Electronics and Communication Engineerin							ng Semester				Ι				
Course Code		Course Name								Credit Structure Marks Distributio								
									L	Т	Р	С	INT	MID	END	Total		
EC	521	Electronic System Design							3	0	0	3	50	50	100	20	0	
		Design of L	SI and MSI ci	and MSI circuits						CO1	Able to design and optimize various Electronics circuits							
Co	urse	Design and optimize the VLSI & controllers Circuits							Course	CO2	Able to design and analyse Sequential and parallel circuits							
Obje	ectives	S Design fault free circuits							Outcomes	CO3	Able to detect faults and design free fault circuits							
		Implement the circuits using FPGA and ASIC						CO4		Able to implement the circuits in FPGA and ASIC								
No.	COs	Mapping with Program Outcomes (POs)												Mapping with PSOs				
		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3	PS O4	
1	CO1	2	1	2	0	1	0	0	0	0	0	0	0	2	0	1	0	
2	CO2	1	2	2	2	0	0	0	0	0	0	0	1	2	1	2	0	
3	CO3	0	2	2	1	2	0	0	0	0	0	0	2	2	1	2	0	
4	CO4	0	2	0	1	2	0	0	0	0	0	0	2	2	2	2	0	
SYLLABUS																		
No.		Content											Hours		COs			
Ι	Arithmetic Circuits, Comparators, Multiplexers, Code Converters, XOR And AND-OR INVERTER Gates, Wired Logic, Bus Oriented Structures, Tri-State Bus System, Propagation Delay.													8		CO1		
П	Sequential Machines The Concept Of Memory, The Binary Cell, The Cell And The Bouncing Switch, Set I Reset, D, Clocked T, Clocked JK Flip Flop Design Of Clock FIF, Conversion, Clocking Aspects, Clock Skew, State Diagram Synchronous Analysis Process, Design Steps Fo													10		COI		
Traditional Synchronous Sequential Circuits, State Reduction, Design Steps For Next State Decoders, Design Of Out Put Decoders, Counters, Shift Registers and Memory.														CO2				
III	IIISystem Controllers, Design Phases And System Documentation, Defining The System, Timing And Frequency Considerations, Functional, Position And Detailed Flow Diagram Development, MDS Diagram, Generation, Synchronizing Two System And Choosing Controller, Architecture, State Assignment, Next State Decoders And Its Maps, Output Decoders, Clock And Power Supply Requirements, MSI Decoders, Multiplexers In System Controllers, Indirect Addressed Multiplexers Configurations, Programmable System Controllers, ROM, PLA And PAL Based Design. Introduction to the CPLD &FPGA.															CO4		
	Asynchronous Finite State Machines Scope, Asynchronous Analysis, Design of Asynchronous Machines, Cycle And Races, Plotting And Reading The Excitation Map Hazards, Essential Hazards Map Entered Variable, MEV Approaches To Asynchronous Design, Hazards In Circuit Developed B MEV Method.															CO3		
																CO4		
						Tota	ıl Hours							36				
Essential Readings																		
1	. Fletche	r, "An Eng	ineering Ap	proach to l	Digital Des	sign" Prent	ice-Hall 19	980										
2	. Z. Koh	avi, "Switc	hing and Fi	nite Autom	ata Theory	", Tata Mo	cGraw- Hil	ll 2nd Ed	ition 2008									
Supp	lementa	ry Readin	gs															
1	. Markov	vitz, "Introd	luction to L	ogic Desig	n", Tata M	cGraw- Hi	ill 3rd Edit	ion 2009										
2	. Morris.	M.Mano "	Digital Des	ign" Prenti	ce-Hall 5tl	n Edition 2	015											