## National Institute of Technology Meghalaya

An Institute of National Importance

Year of Regulation Programme Master of Technology in VLSI and Embedded Systems 2018-19 Semester Department **Electronics and Communication Engineering** Π Marks Distribution Credit Structure Course Course Name Code L Т Р MID END С INT Total EC 530 VLSI DESIGN VERIFICATION AND TESTING 3 0 0 3 50 50 100 200 Understanding verification methodology and testing CO1 Able to write programme though system Verilog Able to understand language sematics Study language fundamentals for verification CO2 Course Course Objectives Outcomes Design assertions and Randomization constructs CO3 Able to design test cases using assertions CO4 Able to test the circuits with randomization Mapping with PSOs Mapping with Program Outcomes (POs) COs No. PSO2 PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 **PO10** PO11 PO12 PSO1 PSO3 1 CO1 1 2 2 1 --2 -2 1 1 1 3 3 1 2 CO2 --1 2 2 3 3 3 3 3 1 -3 3 3 3 CO3 3 0 2 3 3 3 3 3 2 -1 0 -1 1 4 CO4 1 3 2 2 2 1 1 1 3 2 0 2 1 --**SYLLABUS** No. Content Hours COs Verification guidelines Verification Process, Basic Test-bench functionality, directed testing, Methodology basics, Constrained-Random stimulus, Ι 8 CO1 Functional coverage, Test-bench components, Layered test-bench, Building layered test-bench, Simulation environment phases, Maximum code reuse, Testbench performance Data types Built-in data types, Fixed-size arrays, Dynamic arrays, Queues, Associative arrays, Linked lists, Array methods, Choosing a Π 10 CO2 storage type, Creating new types with typedef, Creating user-defined structures, Type conversion, Enumerated types, Constants strings, Expression width. Procedural statements and routines Procedural statements, tasks, functions and void functions, Routine arguments, Returning from a routine, Local data storage, III 8 CO2 Time values Connecting the testbench and design: Separating the testbench and design, Interface constructs, Stimulus timing, Interface driving and sampling, Connecting it all together, Top-level scope Program – Module interactions. System Verilog Assertions Basic OOP: Introduction, think of nouns, Not verbs, your first class, where to define a class, OOP terminology, Creating new objects, Object de-allocation, Using objects, Static variables vs. Global variables, Class methods, VI Defining methods outside of the class, Scoping rules, Using one class inside another, Understanding dynamic objects, 8 CO3 Copying objects, Public vs. Local, Straying off course building a test bench. Randomization Introduction, What to randomize, Randomization in System Verilog, Constraint details solution probabilities, Controlling multiple constraint blocks, Valid constraints, In-line constraints, The pre randomize and post randomize functions, V Random number functions, Constraints tips and techniques, Common randomization problems, Iterative and array constraints, 5 CO4 Atomic stimulus generation vs. Scenario generation, Random control, Random number generators, Random device configuration 39 **Total Hours Essential Readings** 1. C. Spears, System Verilog for Verification, Springer, 2nd Edition, 2010. M. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Springer, 2004 2. 3. IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language," in IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012), vol., no., pp.1-1315, 22 Feb. 2018

4. System Verilog website – www.systemverilog.org

**Supplementary Readings** 

- . http://www.sunburstdesign.com/papers/CummingsSNUG2006Boston\_SystemVerilog Events.pdf
- 2. General reuse information and resources www.design-reuse.com
- 3. OVM, UVM(on top of SV) www.verificationacademy.com Verification IP resources
- 4. http://www.cadence.com/products/fv/verification\_ip/pages/default.aspx

5. http://www.synopsys.com/Tools/Verification/FunctionalVerification/VerificationIP/Pages/default.aspx.