A DECEMBER OF A DECIMOLOGY AND A DECIMOLOGY		A CONTACT DE LA CONTACT	National Institute of Technology Meghalaya An Institute of National Importance												CURRICULUM	
P	rogramm	e M	Master of Technology in VLSI and Embedded Systems								Year of Regulation				2018-19	
D	epartmer	nt El	Electronics and Communication Engineering						Semester			ter	П			
Course Code			Course Name							Credit	t Structure			Marks Distribution		
										Т	Р	С	INT	MID	END	Total
EC 532			VLSI TESTING AND TESTABILITY							0	0	3	50	50	100	200
Course S Objectives		Understan	Understanding testing methodology and testing							CO1	Able to programme for testing					
		Study vari	Study various faults in digital circuits							CO2	Able to detect faults and identify sources of faults					
		Learn auto	Learn automation tools for testing							CO3	Able to realize BIST and JTAG Tests					
										CO4	Able to integrate test to complex SoC system					
No.	COs					Mapping	g with Prog	gram Ou	tcomes (POs)	ies (POs) Mappin					Mapping v	with PSOs
	~ ~ 4	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
1	COl	1	1	2	1	2	1	-	-	2	-	2	1	3	3	1
2	CO2	3	2	3	3	1	3	1	-	3	3	3	1	2	3	2
3	CO3	3	2	2	3	2	2	-	1	2	-	1	2	3	3	3
4	04	_ <b>_</b>	2	5	U	2	2	2	- I VI I ARIIS	2	-	-	-	-	<b>–</b>	5
No							Content	. 0	ILLADUS					Hours		COs
Ι	Introduction to Fault Modeling Difference between testing, fault diagnosis and verification. Physical faults and their modelling: stuck-at faults, bridging faults, CMOS stuck-open and stuck-on faults. Fault collapsing: fault equivalence and fault dominance													5		CO1
II	Logic and Fault Simulation Logic simulation techniques: compiled code, event-driven simulation. Fault simulation techniques: parallel, deductive and concurrent fault simulation, critical path testing. Fault models, fault detection and redundancy, fault equivalence and fault location, fault dominance, automatic test pattern generation													8		CO2
III	Test automation and Design verification Deterministic test generation for combinational circuits: Boolean difference method, path sensitization method, D-algorithm, PODEM, etc. Exhaustive and pseudo-exhaustive test pattern generation. Pseudo-random test pattern generation. Linear feedback shift register (LFSR), characteristic polynomial. Weighted random pattern generation. Test generation for sequential circuits: time frame expansion method															CO2
VI	<sup>7</sup> I Design for Testability (DFT) Test pattern generation for sequential circuits: adhoc and structured techniques. Scan path and level sensitive scan design (LSSD). Boundary scan (JTAG) standard.													8		CO3
V	Built-in Self-test (BIST) BIST for testing of logic and memories, Test automation, Design verification techniques based on simulation, analytical and formal approaches. Response compression techniques: ones count compression, transition count compression, signature compression. Aliasing and effects on fault coverage. BIST architectures: BILBO, STUMPS, etc															CO4
	Total Hours															
Esse	Essential Readings															
1.	M. Busl	hnell and	V. D. Agra	wal, Essen	ntials of E	lectronic T	esting for	Digital,	Memory and	l Mixed-S	Signal VLS	I Circuits,	Kluwer A	cademic F	ublishers,	2000.
2.	M. Abra	amovici, N	A. Breu	er and A. I	D. Friedm	an, Digital	l Systems	Testing	and Testable	Design, J	Jaico Publis	hing Hous	se, 199			
Supp	olementa	ry Readi	ngs													
1.	T. Krop	f, Introdu	ction to Fo	rmal Hard <sup>,</sup>	ware Veri	fication, S	pringer V	erlag, 20	000							