

National Institute of Technology Meghalaya An Institute of National Importance

CURRICULUM

- OF TECHN																		
Pr	ogramn	ne	M.Tech/Ph.D									Year of Regulation				2022		
D	epartme	nt	Electronics and Communication Engineering								Semester					I		
Co	urse										Credit Structure				Marks Distribution			
Co	ode								L	Т	Р	С	INT	MID	E	ND	Total	
EC	539		RTL	3	0	0	3	50	50	1	00	200						
Course Objectives		To prov RTL De	ide student signing		CO1	Able to gain insights into various RTL methodologies and HDL concepts												
		To desi	gn and imp	lement the	Course Outcomes	CO2	Able to model the combinational and sequential circuits on FPGA											
		To famil	iarize stud	ents on tin		CO3	Able to implement the designs with area efficient Time efficient RTLs											
		To understand the protocols and interface with FPGAs CO4 Able to interface practical protocols and sensors											oractical o	r communication circuits with				
No.	COs					Mapping	omes (POs)		Mapping with PSOs					Ds				
		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3	PSO4	
1	CO1	3	2	2	1	0	0	0	0	2	0	0	0	3	2	3	0	
2	CO2	2	3	2	2	0	0	0	0	2	0	0	0	3	1	2	0	
3	CO3	1	2	3	2	2	0	0	0	0	0	0	1	2	2	3	0	
4	CO4	1	3	3	0	0	0	0	0	1	0	0	0	2	3	2	0	
SYLLABUS																		
No.	o. Content Hours											ours	COs					
Ι	Logic Digital Behav state n RTL sy	ic Implementation and HDLImage: Second strate of the system and trade-offs, Design methodologies, High Level System Architecture and Specification: avioural modelling and simulation using HDL Hardware description languages, combinational and sequential design, e machine design (synchronous and Asynchronous), High Performance and Low power design architectural solutions14CO1- synthesis issues, test benches-															CO1	
II	FPGA Overvi timing timing Partitic metho	FPGA Architecture & methodology Overview of FPGA architectures, granularity of function and wiring resources, Logic block architecture: FPGA logic cells, timing models, power dissipation I/O block architecture: Input and Output cell characteristics, clock input, Timing, Static 10 CO2 timing analysis, Meta-stability, Clock issues, Need and design strategies for multi-clock domain designs, Power dissipation, Partitioning and Placement, Routing resources delays effects. Introduction to ASIC and Embedded system Design methods 10 CO2															CO2	
Ш	Protoc Genera	vcols & Case studies 12 eral purpose I/O Devices UART, I2C, SPI, LCD Protocols, DSP application case studies FFT, DCT, FIR Filter etc . 12														1	CO3	
	Total Hours														36			
Esse	ntial Re	adings																
1	. Denm	nis silage	, "Trends i	n Embedo	led Desigr	າ Using Pr	ogrammat	ole Gate A	Arrays",Editior	ı -1 Book	stand Pul	olishing P	ublicatior	ns 2013				
2	. Majid S	Sarrafzac	leh, C. K. V	Vong, "FP	GA Protot	yping by	/erilog Exa	amples: X	ilinx Spartan-3	3 Versior	n", Edition	-1 Wiley-	Interscier	nce 2008				
3	. Peter A	Ashender	n, Digital D	esign usin	g Verilog,	Elsevier,	Edition -1	Publicatio	ns, 2007									
4	. Sarah	Harris, D	avid Harris	s, "Digital D)esign and	l Compute	∍r Architec	ture, RIS	C-V Edition ",	MGH, In	ternationa	l Editions	, 2021					
5	. Sarah	n Harris D	Digital Desi	gn and Co	mputer Ar	chitecture	Edition -2	2016 Els	evier Morgan	Kaufma	nn							