A HOLE OF TECHNOLOGY HOLE		A THE REPORT	National Institute of Technology Meghalaya An Institute of National Importance												CURRICULUM			
Programme			Master of Technology in VLSI and Embedded Systems								Year of Regulation				2018-19			
D	epartme	ent E	Electronics and Communication Engineering							Semester				II				
Course			Course Name							Credit S	Structure			Mark	s Distribut	Distribution		
			VISIPHVSICAL DESIGN & AUTOMATION								P	C 2	<u>INT</u> 50	MID 50	END 100	1 otal		
EC	510	Understa planning,	derstand Physical Design basic concepts of partitioning, Floor- inning, Placement and Routing							CO1	Able to	Able to place and partition the blocks while for designi layout for IC.						
Course Objectives		Discuss t	iscuss the concepts of design optimization algorithms and their							CO2	Able to solve the performance issues in circuit layout							
		Realize the Automatic	Realize the concepts of simulation and synthesis in VLSI Design Automation							CO3	Able to analyze physical design problems and Employ appropriate automation algorithms for partitioning, floor planning, placement and routing						nning,	
		Formulat	e CAD des	ign problen	ns using al	gorithmic	methods			CO4	Able to	analyze cir	cuits usir	ng both anal	nalytical and CAD tools			
		Mapping with Program Ou									Mapp				Mapping w	ping with PSOs		
No.	COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO10 PO11		PSO1	PSO2	PSO3		
1	CO1	2	1	0	3	0	0	-	-	-	-	-	-	3	3	1		
2	CO2	2	3	0	1	0	0	-		-	-	-	-	2	3	1		
3	CO3	3	2	3	3	3	0	-	-	-	-	-	-	1	1	3		
4	04	2	2	3	U	2	3	<u> </u>	- VLLABUS	-	-	-		0	_			
No.	Content Hours COs															S		
Ι	Data Structures and Basic Algorithms Basic Terminology, Complexity Issues and NP-hardness, Basic Algorithms, Basic Data Structures, Graph Algorithms for Physical design														8		CO1,CO2	
п	Partitioning Problem Formulation, Classification of Partitioning Algorithms, Group Migration Algorithms, Simulated Annealing and Evolution, Other Partitioning Algorithms. Performance Driven Partitioning.													8		CO2,CO3		
III	I Floor Planning, Pin Assignment & Timing Floor planning, Chip planning, Pin Assignment Algorithms, Timing Concepts													8	8		CO3	
IV	Global Routing V Problem Formulation, Classification of Global Routing, Maze Routing Algorithms, Line-Probe Algorithms, Shortest Path Based Algorithms, Steiner Tree based Algorithms Integer Programming Based Approach, Performance Driven Routing.													8		CO2		
V	Detailed Routing Problem Formulation, Classification of Routing Algorithms, Single-Layer Routing Algorithms, Two-Layer Channel Routing Algorithms, Three-Layer Channel Routing Algorithms, Multi-Layer Channel Routing Algorithms, Switchbox Routing Algorithms													5		CO3,CO4		
VI	Over-the-Cell Routing and Via Minimization Over-the-cell Routing, Via Minimization. Clock and Power Routing: Clock Routing, Power and Ground Routing. Compaction: Problem Formulation, Classification of Compaction Algorithms, One-Dimensional Compaction, Two-Dimensional Compaction.														4		CO4	
						Tot	al Hours							41				
Essei	ntial Re	adings			• • =													
1.	N. Sher	wani, Alg	orithms for	r VLSI Phys	sical Desig	gn Automa	ation, Sprir	nger Puł	olications,199	9.								
2.	M. Sarr	im Practic	al C. K. W	ong, An Int	Physical	to VLSI	rnysical De	esign, T Springe	MH, 1996	2008								
Sunn	lement	arv Readi		13 101 VL31	i nysical l	Jesigii Al	nomation,	Springe		,2000								
1.	Hill & F	Peterson. (5 ° Computer A	ided Logic:	al Design	with Emp	hasis on V	LSI , W	iley.1993.									
2.	W. Wol	f, Modern	VLSI Des	ign: System	s on silico	n, 4th edi	tion, Pearso	on Educ	- ation Asia ,19	93								