A HIT OF TECHNOLOGY		National Institute of Technology Meghalaya An Institute of National Importance											CURRICULUM			
Programme			Master of Technology in VLSI and Embedded Systems								Year of Regulation				2018-19	
	Departm	ent	nt Electronics and Communication Engineering								Semester				Ι	
Course									Credit Structure				Marks Distribution			
Code		Course Name					L T		P C I		INT	Γ MID Ε		ND Total		
										I						
EC 519		CAD for VLSI design							3	0	0	3	50	50	100	200
Course Objectives		Learn VLSI Design methodologies							Course Outcomes	CO1	Outline floor planning and routing					
		Understand VLSI design automation tools								CO2	Explain Simulation and Logic Synthesis					
		Realize the modelling and simulation and Automation tools								CO3	Discuss the hardware models for high level synthesis				esis	
		Design circuits with HLS methodology								CO4						
No.	COs		Mapping with Program Ou											Mapping with PSOs		
.0.		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
1	CO1	3	1	1	2	3	-	-		-	_	-	-	3	3	1
2	CO2	1	1	1	2	3	-	-	-	-	-	-	-	1	2	1
3	CO3	3	-	1	2	3		-	-	-	-	-	-	2	2	3
4	CO4	1	2	1	3	1	-	-	-	-	-		-	1	2	3
				-				S	YLLABUS		I	•	1			
No.		Content												Hours		COs
Ι	VLSI d Verilog	oduction: SI design flow, CMOS based logic design, challenges. ilog/VHDL: roduction and use in synthesis, modelling combinational and sequential logic, writing test benches.												6		CO1
II	Two-le High-le	Logic synthesis: Two-level and multilevel gate-level optimization, state assignment of finite state machines. High-level synthesis: Basic concepts, partitioning, scheduling, allocation and binding. Technology mapping.														CO2, CO3
III	Testability issues: Fault modelling and simulation, test generation, design for testability, built-in self-test. Testing SoC's. Basic concepts of verification.													8		CO2
IV	•	nysical design automation: eview of MOS/CMOS fabrication technology. VLSI design styles: fullcustom, standard-cell, gate-array and FPGA.														CO2
V	Floor-p	olanning,	automation placement, ations for a	routing, co	ompaction			power a	and delay estin	nation, c	lock and po	ower routir	ng, etc.	8		CO4
						Tota	l Hours							36		
Essei	tial Rea	dings											·			
1	J. Bha	usker, "Ve	erilog VHD	L synthesis	s: a practic	al primer"	, B S Publ	lications	· · · · · · · · · · · · · · · · · · ·							
2	M.D.	Ciletti, "A	Advanced d	igital desig	gn withe th	e Verilog	HDL", Pre	entice-H	all of India Pv	t. Ltd.						
3	D.D.	Gajski, N	.D. Dutt, A	.C. Wu and	d A.Y. Yin	, "High-lev	vel synthe	esis: intro	oduction to chi	p and sy	stem design	", Kluwer	Academic	e Publisher	·s.	
4	N.A.	Sherwani	, "Algorithı	ns for VLS	SI physical	design aut	tomation"	, Kluwe	r Academic Pu	blishers.						
5	M. Sa	rrafzade	n and C.K. V	Nong, "An	introducti	on to phys	ical design	n", McG	raw Hill							

5. M. Sarrafzadeh and C.K. Wong, "An introduction to physical design", McGraw Hill

Supplementary Readings

- 1. S.M. Sait and H. Youssef, "VLSI physical design automation: theory and practice", World Scientific Pub.
- 2. R.H. Katz, "Contemporary logic design", Addison-Wesley Pub.
- 3. M.J. Sebastian Smith snd A. Wesley, "Application-specific integrated circuits", Addison-Wesley Pub.
- 4. M.L. Bushnell and V.D. Agrawal, "Essentials of Electronic Testing", Kluwer Academic Publishers.
- 5. M. Abramovici, M.A. Breuer and A.D. Friedman, "Digital Systems Testing and Testable Design", Wiley IEEE Press