A difference of the state of th		ALL RANGE	National Institute of Technology Meghalaya An Institute of National Importance												CURRICULUM		
Р	ogramm	ie M	Master of Technology in VLSI and Embedded Systems									Year of Regulation				2018-19	
D	epartme	nt Electronics and Communication Engineering										Semest	ter	II			
Course Code		Course Name								Credit	Structure Marks Distribution					ion	
				C					L	Т	Р	С	INT	MID	END	Total	
EC	528		REC	CONFIGU	RABLE	COMPUT	ſING		3	0	0	3	50	50	100	200	
Course Objectives		Understand various computing platforms								CO1	Able to select suitable hardware FPGA, GPU, DSP, Microcontroller for an application						
		Design of intellectua	SoC system l properties (l	with various IP) and buse	peripherals,	hird party		Course	CO2	Able to understand the design methodology of system on Chip (SoC) buses, memory peripher					1		
		Study vari	ous bus prote	ocols and inte	erface with H	IDL IPs			Outcomes	CO3	Able to evaluate hardware accelerator and achieve acceleration factor for DSP application.						
		Develop h	ardware acce	lerators in So	oC system]	CO4	Able to explore DMA, Interrupt and Display controllers in complex application					trollers in	
No.	COs		Mapping with Program Ou							,				Mapping with PSOs			
		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3	
1	CO1	3	2	2	1	2	1	-		2	-	-	1	3	3	1	
2	CO2	1	2	1	3	-	-	1	-	3	-	-	1	2	2	1	
3	CO3	2	3	3	1	2	0	-	1	0	-	1	2	3	2	1	
4	CO4	1	2	3	0	2	2	2		2	-	-	1	1	2	3	
No.							Contont	3	YLLABUS					Цал	180	COs	
NO.	Introdu	Content Introduction to Reconfigurable Computing													Hours		
	Introduction to Reconfigurable Computing, Coarse-grained reconfigurable devices, Fine-grained reconfigurable devices.												-		CO1 CO2		
Ι		GA architecture, FPGA design cycle, Multi FPGA systems, Embedded computer organization and methodology of stem on chip (SoC) system in FPGA devices, Design challenges and Differences GPP, DSP, ASIC and FPGA based												8		002	
	System	stem on Chip platforms, Application profiling and partitioning, FPGAs vs. Multi-core processor architectures, High level mpilation															
	Emulat	ing SoC A	Architectur													CO2	
II									architecture ellectual-Prop					12			
									rfacing, Cach								
								stem lev	vel optimizat	ion, and S	System leve	el design	Frade-				
		offs, Power, Energy, Performance and Area. Design for Test.														CO3	
			d Intellect			er and SI	ave Rus +	vrotoco1	e based IDe	Rue prote	cole AVI	Design M	etrics		-	005	
III	Genera	chitecture exploration of IP, Design of Master and Slave Bus protocols based IPs, Bus protocols AXI. Design Metrics, neral purpose peripherals (interrupt, timer, clock, DMA etc.) and special purpose peripherals Serial Transmission													12		
	protoco	ls & Stan	dards, and	advanced	high speed	d buses. D	ebugging	method	lologies	-					-		
																CO3	
			se-studies	System Mo	deling M	odels of C	omnutati	on and S	System Speci	fication I	anguages	High Leve	1	6		CO4	
VI	Compu	tation/Bel	havioral Sy														
	study li	putation/Behavioral Synthesis. Advanced concepts. Partial reconfiguration, Dynamic reconfiguration, Application case / like JPEG, H.264															
						Tota	l Hours							38			
Esse	ntial Rea	adings											I				
1.	R. Sass	and A. G	. Schmidt.	Embeddee	d Systems	Design w	ith Platfor	rm FPG	As Principles	and Prac	tices. Elsev	vier Inc, US	SA, 2010.				
2.	The Zyr	nq Book:]	Embedded	Processin	g with the	Arm Cort	ex-A9 on	the Xili	inx Zynq-700	0 All Pro	grammable	SoC, Stra	thclyde A	cademic I	Media , UK	,2014	
3.	S. Hauc	k and A.	DeHon, R	econfigura	ble Comp	uting: The	Theory a	nd Prac	tice of FPGA	-Based C	omputing,	Morgan K	aufmann,	2008.			
4.	Cardos	o, João M	. P.; Hübne	er, Michae	el (Eds.), R	econfigur	able Com	puting:	From FPGAs	to Hardv	vare/Softwa	are Codesi	gn, Spring	ger, 2011.			

Supplementary Readings

- 1. D. Amos, A. Lesea and R. Richter. FPGA-Based Prototyping Methodology Manual Best Practices in Design-for-Prototyping. Synopsys, Inc, Mountain View, CA, USA, 2010.
- 2. F. Vahid, and T. Givargis, Embedded System Design: A unified Hardware/Software Introduction Willey 2002
- 3. Sloss, Andrew, D. Symes, and Chris Wright. ARM system developer's guide: designing and optimizing system software. Morgan Kaufmann Publication, 2004.
- 4. P. J. Ashenden Digital Design: An Embedded Systems Approach Using Verilog, Morgan Kaufmann Publication, 2008.