The state of technology and a state of the s		The state of the s	National Institute of Technology Meghalaya An Institute of National Importance													CURRICULUM	
	rogramı																
	epartme	ent	Electrical Engineering								Credit Structure			ster	Marks Distribution		
Course Code					Co	ourse Nam	ne			L	T	P	С	INT	MID	END	Total
EE	218	Digital Logic Design								3	0	0	3	50	50	100	200
	urse ectives	To introduce the conversion technique of different number systems To make familiar with Boolean algebra, k-map, Quine Mcklusky and its uses for simplification of the expression To introduce different combinational and sequential logic circuit operation								- Course Outcomes	CO1 CO2 CO3	Convert numbers from any number system or code to another find out the simplest expression using Boolean algebra K-map and Quine Mclusky method understand and design logic circuit for combinational and sequential operation					
		To make familiar with the circuit operation of different logic gates CO4 understand the circuit operation of different logic gates												eration of a	ny logic g	ate	
	I														ı		
No.	COs		. 1			1			1	omes (POs)	D00	T 5040	T BO44	D040		pping with	
1	CO1	PO 3		PO2 3	PO3 2	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	2 PSO1 1	PSO2	PSO3 0
2	CO2			3	2									1	2	1	1
3	CO3			3	3	2								1	2	1	0
4	CO4	3		1	3									1	1	1	1
									0)// 1 4								
No.								Content	SYLLA	ARO2					Hours		COs
I	Basic l Repres	Boolean algebra and switching functions Basic Logic Operation and Logic Gates, Truth Table, Basic Postulates and Fundamental Theorems of Boolean Algebra, Standard Representations of Logic Functions- SOP and POS Forms, Simplification of Switching Functions-K-Map and Quine-Mccluskey Tabular Methods, Synthesis of Combinational Logic Circuits.													08	co	1
II	Adder,	ombinational logic circuits using msi integrated circuits dder, Subtractor, BCD Adder, Parallel Binary Adder, Look Ahead Carry Adder, Encoder, Decoder, Multiplexer and Demultiplexer reuits, Code converter, BCD-To-Segment Decoder, 7-Segment Displays												plexer	08 C		2
III	Introduction to flip-flops Basic Concepts of Sequential Circuits, Cross Coupled SR Flip-Flop Using NAND or NOR Gates, JK Flip-Flop Rise Conditions, Clocked Flip-flops, D-Types and Toggle Flip-flops, Truth Tables and Excitation Tables for Flip-flop. Master Slave Configuration, Edge Triggered and Level Triggered Flip-flop, Elimination of Switch Bounce using Flip-flop, Flip-flop with Preset and Clear.													07		3	
IV	Sequential logic circuit design Introduction to State Machine, Mealy and Moore Model, State Machine Notation, State Diagram, State Table, Transition Table Table Excitation, Table and Equation, Basic Concepts of Counters and Register, Binary Counters, BCD Counters, Up Down Counter Johnson Counter, Module-N Counter, Design of Counter using State Diagrams and Tables, Sequence Generators, Shift Left and Right Register, Registers with Parallel Load, Serial -in-Parallel-Out(SIPO) and Parallel-In-Serial-Out(PISO), Register Using Different Types of Flip-flop.													ounter, eft and	08		3
V	Digital logic families Digital IC Terminology, Transistor-Transistor Logic(TTL), Integrated Injection Logic(I2L), Emitter Coupled Logic (ECL), Metal Oxide Semiconductor(MOS) Logic, Complementary Metal oxide semiconductor (CMOS) Logic.												Metal	05		3	
							Tota	Hours							36		
Fee	ntial P	eadings	•														
				L. and Ja	in R. P. I	Digital Fu	ndament	als. Pears	son Edu	cation.							
<u>'</u>						اله ۱ الحداق		,									

1. Kime Charies R and Morris Mano, Logic and Computer Design Fundamentals, Pearson Education.

3. Jain R. P. and Anand M. H. S., Digital Electronics Practices using Integrated Circuits, TMH,

2. Mano Morris, Digital Logic and Computer Design, Pearson Education.

4. Lee Samual, Digital Circuits and Logic Design, PHI.

Supplementary Readings